ne<mark>x</mark>peria

Important notice

Dear Customer,

On 7 February 2017 the former NXP Standard Product business became a new company with the tradename **Nexperia**. Nexperia is an industry leading supplier of Discrete, Logic and PowerMOS semiconductors with its focus on the automotive, industrial, computing, consumer and wearable application markets

In data sheets and application notes which still contain NXP or Philips Semiconductors references, use the references to Nexperia, as shown below.

Instead of <u>http://www.nxp.com</u>, <u>http://www.philips.com/</u> or <u>http://www.semiconductors.philips.com/</u>, use <u>http://www.nexperia.com</u>

Instead of sales.addresses@www.nxp.com or sales.addresses@www.semiconductors.philips.com, use **salesaddresses@nexperia.com** (email)

Replace the copyright notice at the bottom of each page or elsewhere in the document, depending on the version, as shown below:

- © NXP N.V. (year). All rights reserved or © Koninklijke Philips Electronics N.V. (year). All rights reserved

Should be replaced with:


- © Nexperia B.V. (year). All rights reserved.

If you have any questions related to the data sheet, please contact our nearest sales office via e-mail or telephone (details via **salesaddresses@nexperia.com**). Thank you for your cooperation and understanding,

Kind regards,

Team Nexperia

INTEGRATED CIRCUITS



Product specification Supersedes data of 19 IC23 Data Handbook 1998 Feb 19



Philips Semiconductors

74LVT16543A

FEATURES

- 16-bit universal bus interface
- 3-State buffers
- Output capability: +64mA/-32mA
- TTL input and output switching levels
- Input and output interface capability to systems at 5V supply
- Bus-hold data inputs eliminate the need for external pull-up resistors to hold unused inputs
- Live insertion/extraction permitted
- Power-up 3-State
- Power-up reset
- No bus current loading when output is tied to 5V bus
- Latch-up protection exceeds 500mA per JEDEC Std 17
- ESD protection exceeds 2000V per MIL STD 883 Method 3015 and 200V per Machine Model

DESCRIPTION

The 74LVT16543A is a high-performance BiCMOS product designed for V_{CC} operation at 3.3V. The device can be used as two 8-bit transceivers or one 16-bit transceiver.

The 74LVT16543A contains two sets of eight D-type latches, with separate control pins for each set. Using data flow from A to B as an example, when the A-to-B Enable (nEAB) input and the A-to-B Latch Enable (nEAB) input are Low, the A-to-B path is transparent.

A subsequent Low-to-High transition of the nLEAB signal puts the A data into the latches where it is stored and the B outputs no longer change with the A inputs. With nEAB and nOEAB both Low, the 3-State B output buffers are active and display the data present at the outputs of the A latches.

Control of data flow from B to A is similar, but using the $n\overline{EBA}$, $n\overline{LEBA}$, and $n\overline{OEBA}$ inputs.

Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.


QUICK REFERENCE DATA

SYMBOL	PARAMETER	CONDITIONS T _{amb} = 25°C; GND = 0V	TYPICAL	UNIT
t _{PLH} t _{PHL}	Propagation delay nAx to nBx or nBx to nAx	$C_L = 50 pF;$ $V_{CC} = 3.3 V$	2.2	ns
C _{IN}	Input capacitance control pins	$V_I = 0V \text{ or } 3.0V$	3	pF
C _{I/O}	I/O pin capacitance	Outputs disabled; $V_{I/O} = 0V$ or $3.0V$	9	pF
I _{CCZ}	Total supply current	Outputs disabled; $V_{CC} = 3.6V$	70	μΑ

ORDERING INFORMATION

PACKAGES	TEMPERATURE RANGE	OUTSIDE NORTH AMERICA	NORTH AMERICA	DWG NUMBER
56-Pin Plastic SSOP Type III	–40°C to +85°C	74LVT16543A DL	VT16543A DL	SOT371-1
56-Pin Plastic TSSOP Type II	–40°C to +85°C	74LVT16543A DGG	VT16543A DGG	SOT364-1

LOGIC SYMBOL (IEEE/IEC)




74LVT16543A

1OEAB 1 56 1OEBA 1LEAB 2 55 1LEBA 1EAB 3 54 1EBA GND 4 53 GND 1A0 5 52 1B0 1A1 6 51 1B1 VCC 7 50 VCC 1A2 8 49 1B2 1A3 9 48 1B3 1A4 10 47 1B4 GND 11 46 GND 1A5 12 45 1B5 1A6 13 44 1B6 1A7 14 43 1B7 2A0 15 42 2B0 2A1 16 41 2B1 2A2 17 40 2B2 GND 18 39 GND
1LEAB 2 55 1LEBA 1EAB 3 54 1EBA GND 4 53 GND 1A0 5 52 1B0 1A1 6 51 1B1 VCC 7 50 VCC 1A2 8 49 1B2 1A3 9 48 1B3 1A4 10 47 1B4 GND 11 46 GND 1A5 12 45 1B5 1A6 13 44 1B6 1A7 14 43 1B7 2A0 15 42 2B0 2A1 16 41 2B1 2A2 17 40 2B2
1EAB 3 54 1EBA GND 4 53 GND 1A0 5 52 1B0 1A1 6 51 1B1 VCC 7 50 VCC 1A2 8 49 1B2 1A3 9 48 1B3 1A4 10 47 1B4 GND 11 46 GND 1A5 12 45 1B5 1A6 13 44 1B6 1A7 14 43 1B7 2A0 15 42 2B0 2A1 16 41 2B1 2A2 17 40 2B2
GND 4 53 GND 1A0 5 52 1B0 1A1 6 51 1B1 VCC 7 50 VCC 1A2 8 49 1B2 1A3 9 48 1B3 1A4 10 47 1B4 GND 11 46 GND 1A5 12 45 1B5 1A6 13 44 1B6 1A7 14 43 1B7 2A0 15 42 2B0 2A1 16 41 2B1 2A2 17 40 2B2
1A0 5 52 1B0 1A1 6 51 1B1 V _{CC} 7 50 V _{CC} 1A2 8 49 1B2 1A3 9 48 1B3 1A4 10 47 1B4 GND 11 46 GND 1A5 12 45 1B5 1A6 13 44 1B6 1A7 14 43 1B7 2A0 15 42 2B0 2A1 16 41 2B1 2A2 17 40 2B2
1A1 6 51 1B1 V _{CC} 7 50 V _{CC} 1A2 8 49 1B2 1A3 9 48 1B3 1A4 10 47 1B4 GND 11 46 GND 1A5 12 45 1B5 1A6 13 44 1B6 1A7 14 43 1B7 2A0 15 42 2B0 2A1 16 41 2B1 2A2 17 40 2B2
VCC 7 50 VCC 1A2 8 49 1B2 1A3 9 48 1B3 1A4 10 47 1B4 GND 11 46 GND 1A5 12 45 1B5 1A6 13 44 1B6 1A7 14 43 1B7 2A0 15 42 2B0 2A1 16 41 2B1 2A2 17 40 2B2
1A2 8 49 1B2 1A3 9 48 1B3 1A4 10 47 1B4 GND 11 46 GND 1A5 12 45 1B5 1A6 13 44 1B6 1A7 14 43 1B7 2A0 15 42 2B0 2A1 16 41 2B1 2A2 17 40 2B2
1A3 9 48 1B3 1A4 10 47 1B4 GND 11 46 GND 1A5 12 45 1B5 1A6 13 44 1B6 1A7 14 43 1B7 2A0 15 42 2B0 2A1 16 41 2B1 2A2 17 40 2B2
1A4 10 47 1B4 GND 11 46 GND 1A5 12 45 1B5 1A6 13 44 1B6 1A7 14 43 1B7 2A0 15 42 2B0 2A1 16 41 2B1 2A2 17 40 2B2
GND 11 46 GND 1A5 12 45 1B5 1A6 13 44 1B6 1A7 14 43 1B7 2A0 15 42 2B0 2A1 16 41 2B1 2A2 17 40 2B2
1A5 12 45 1B5 1A6 13 44 1B6 1A7 14 43 1B7 2A0 15 42 2B0 2A1 16 41 2B1 2A2 17 40 2B2
1A6 13 44 1B6 1A7 14 43 1B7 2A0 15 42 2B0 2A1 16 41 2B1 2A2 17 40 2B2
1A7 14 43 1B7 2A0 15 42 2B0 2A1 16 41 2B1 2A2 17 40 2B2
2A0 15 42 2B0 2A1 16 41 2B1 2A2 17 40 2B2
2A1 16 41 2B1 2A2 17 40 2B2
2A2 17 40 2B2
GND 18 39 GND
2A3 19 38 2B3
2A4 20 37 2B4
2A5 21 36 2B5
V _{CC} 22 35 V _{CC}
2A6 23 34 2B6
2A7 24 33 2B7
GND 25 32 GND
2EAB 26 31 2EBA
2LEAB 27 30 2LEBA
20EAB 28 29 20EBA

PIN CONFIGURATION


LOGIC SYMBOL



PIN DESCRIPTION

PIN NUMBER	SYMBOL	NAME AND FUNCTION
5, 6, 8, 9, 10, 12, 13, 14 15, 16, 17, 19, 20, 21, 23, 24	1A0 – 1A7, 2A0 – 2A7	A Data inputs/outputs
52, 51, 49, 48, 47, 45, 44, 43 42, 41, 40,38, 37, 36, 34, 33	1B0 – 1B7, 2B0 – 2B7	B Data inputs/outputs
1, 56 28, 29	1 <u>OEAB</u> , 1 <u>OEBA,</u> 2 <u>OEAB</u> , 2 <u>OEBA</u>	A to B / B to A Output Enable inputs (active-Low)
3, 54 26, 31	1 <u>EAB,</u> 1 <u>EBA,</u> 2EAB, 2EBA	A to B / B to A Enable inputs (active-Low)
2, 55 27, 30	1LEAB, 1LEBA, 2LEAB, 2LEBA	A to B / B to A Latch Enable inputs (active-Low)
4, 11, 18, 25, 32, 39, 46, 53	GND	Ground (0V)
7, 22, 35, 50	V _{CC}	Positive supply voltage

LOGIC DIAGRAM



FUNCTION TABLE

	INPU	JTS		OUTPUTS	STATUS
nOEXX	nEXX	nLEXX	nAx or nBx	nBx or nAx	514105
Н	Х	Х	Х	Z	Disabled
Х	Н	Х	Х	Z	Disabled
L	$\stackrel{\uparrow}{\leftarrow}$	L	h I	Z Z	Disabled + Latch
L L	L L	$\stackrel{\uparrow}{\leftarrow}$	h I	H L	Latch + Display
L	L	L	H L	H L	Transparent
L	L	Н	Х	NC	Hold

H = High voltage level

= High voltage level one set-up time prior to the Low-to-High transition of $n\overline{\text{LEXX}}$ or $n\overline{\text{EXX}}$ (XX = AB or BA) h

L

 Low voltage level
Low voltage level one set-up time prior to the Low-to-High transition of nLEXX or nEXX (XX = AB or BA) 1

= Don't care

X ↑ = Low-to-High transition of $n\overline{LEXX}$ or $n\overline{EXX}$ (XX = AB or BA)

NC= No change

Z = High impedance or "off" state

74LVT16543A

74LVT16543A

ABSOLUTE MAXIMUM RATINGS^{1, 2}

SYMBOL	PARAMETER	CONDITIONS	RATING	UNIT	
V _{CC}	DC supply voltage		-0.5 to +4.6	V	
I _{IK}	DC input diode current V _I < 0		-50	mA	
VI	DC input voltage ³		-0.5 to +7.0	V	
I _{OK}	DC output diode current	V _O < 0	-50	mA	
V _{OUT}	DC output voltage ³	Output in Off or High state	-0.5 to +7.0	V	
		Output in Low state	128		
IOUT	DC output current	Output in High state	-64	mA	
T _{stg}	Storage temperature range		-65 to +150	°C	

NOTES:

1. Stresses beyond those listed may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

The performance capability of a high-performance integrated circuit in conjunction with its thermal environment can create junction 2.

The input and output negative voltage ratings may be exceeded if the input and output clamp current ratings are observed.

RECOMMENDED OPERATING CONDITIONS

SYMPOL	PARAMETER	LIM	UNIT	
SYMBOL	PARAMETER	MIN	MAX	UNIT
V _{CC}	DC supply voltage	2.7	3.6	V
VI	Input voltage	0	5.5	V
V _{IH}	High-level input voltage	2.0		V
V _{IL}	Input voltage		0.8	V
I _{ОН}	High-level output current		-32	mA
	Low-level output current		32	mA
^I OL	I_{OL} Low-level output current; current duty cycle \leq 50%; f \geq 1kHz		64	mA
Δt/Δv	Input transition rise or fall rate; Outputs enabled		10	ns/V
T _{amb}	Operating free-air temperature range	-40	+85	°C

DC ELECTRICAL CHARACTERISTICS

			LIMITS			UNIT	
SYMBOL PARAMETER		TEST CONDITIONS		Temp = -40°C to +85°C			
				MIN	TYP ¹	MAX	
V _{IK}	Input clamp voltage	$V_{CC} = 2.7V; I_{IK} = -18mA$			-0.85	-1.2	V
		$V_{CC} = 2.7$ to 3.6V; $I_{OH} = -100\mu A$		V _{CC} -0.2	V _{CC}		
V _{OH}	High-level output voltage	$V_{CC} = 2.7V; I_{OH} = -8mA$		2.4	2.54		V
		$V_{CC} = 3.0V; I_{OH} = -32mA$		2.0	2.36		
		$V_{CC} = 2.7 V; I_{OL} = 100 \mu A$			0.07	0.2	
		$V_{CC} = 2.7V; I_{OL} = 24mA$			0.3	0.5	
V _{OL} Low-level output voltage	V _{CC} = 3.0V; I _{OL} = 16mA			0.2	0.4	V	
	V _{CC} = 3.0V; I _{OL} = 32mA			0.3	0.5		
	V _{CC} = 3.0V; I _{OL} = 64mA		0.35	0.55			
V _{RST}	Power-up output low voltage ⁵	V_{CC} = 3.6V; I _O = 1mA; V _I = GND or V _{CC}			0.13	0.55	V
	$V_{CC} = 3.6V; V_I = V_{CC} \text{ or GND}$			0.1	±1		
		V _{CC} = 0 or 3.6V; V _I = 5.5V	Control pins		0.1	10	μΑ
I _I	Input leakage current	V _{CC} = 3.6V; V _I = 5.5V			0.5	20	
		$V_{CC} = 3.6V; V_I = V_{CC}$	I/O Data pins ⁴		0.5	10	
		$V_{CC} = 3.6V; V_{I} = 0$	1		1.0	-5	
I _{OFF}	Output off current	$V_{CC} = 0V$; V_I or $V_O = 0$ to 4.5V	•		1.0	±100	μA
		$V_{CC} = 3V; V_{I} = 0.8V$		75	130		
I _{HOLD}	Bus Hold current A or B outputs ⁷	$V_{CC} = 3V; V_{I} = 2.0V$	-75	-140		μA	
		$V_{CC} = 0V$ to 3.6V; $V_{CC} = 3.6V$	±500				
I_{EX}	Current into an output in the High state when $V_O > V_{CC}$	V _O = 5.5V; V _{CC} = 3.0V			45	125	μA
I _{PU/PD}	Power up/down 3-State output current ³	$V_{CC} \le 1.2V$; $V_O = 0.5V$ to V_{CC} ; $V_I = GN$ OE/OE = Don't care		35	±100	μA	
I _{CCH}		V_{CC} = 3.6V; Outputs High, V_{I} = GND or $V_{CC,\ I_{O}}$ = 0			0.07	0.12	
I _{CCL}	Quiescent supply current	V_{CC} = 3.6V; Outputs Low, V_{I} = GND or $V_{CC,\ I_{O}}$ = 0			4.5	6	mA
I _{CCZ}		$V_{CC} = 3.6V$; Outputs Disabled; $V_I = GN$ $I_O = 0^6$	ID or V _{CC,}		0.07	0.12	
ΔI_{CC}	Additional supply current per input pin ²	V_{CC} = 3V to 3.6V; One input at V _{CC} -0.6 Other inputs at V _{CC} or GND	SV,		0.1	0.2	mA

NOTES:

NOTES:
All typical values are at V_{CC} = 3.3V and .
This is the increase in supply current for each input at the specified voltage level other than V_{CC} or GND
This parameter is valid for any V_{CC} between 0V and 1.2V with a transition time of up to 10msec. From V_{CC} = 1.2V to V_{CC} = 3.3V ± 0.3V a transition time of 100µsec is permitted. This parameter is valid for T_{amb} = 25°C only.
Unused pins at V_{CC} or GND.
For valid test results, data must not be loaded into the flip-flops (or latches) after applying power.
I_{CCZ} is measured with outputs pulled to V_{CC} or GND.
This is the bus hold overdrive current required to force the input to the opposite logic state.

7. This is the bus hold overdrive current required to force the input to the opposite logic state.

74LVT16543A

Product specification

74LVT16543A

AC CHARACTERISTICS

GND = 0V; $t_R = t_F = 2.5ns$; $C_L = 50pF$; $R_L = 500\Omega$; $T_{amb} = -40^{\circ}C$ to +85°C.

SYMBOL	PARAMETER	WAVEFORM	Vcc	; = 3.3V ±0).3V	V _{CC} = 2.7V	UNIT
			MIN	TYP ¹	MAX	MAX	
t _{PLH} t _{PHL}	Propagation delay nAx to nBx or nBx to nAx	2	1.0 1.0	2.2 2.2	3.7 3.7	4.4 4.4	ns
t _{PLH}	Propagation delay	1	1.5	2.7	4.8	6.2	ns
t _{PHL}	nLEBA to nAx, nLEAB to nBx	2	1.5	2.7	4.8	6.2	
t _{PZH}	Output enable time	4	1.5	2.8	4.6	6.1	ns
t _{PZL}	nOEBA to nAx, nOEAB to nBx	5	1.5	2.6	5.0	6.6	
t _{PHZ}	Output disable time	4	2.0	3.1	5.2	5.7	ns
t _{PLZ}	nOEBA to nAx, nOEAB to nBx	5	2.0	3.2	4.6	4.7	
t _{PZH}	Output enable time	4	1.5	2.9	4.8	6.1	ns
t _{PZL}	nEBA to nAx, nEAB to nBx	5	1.5	2.6	5.1	6.6	
t _{PHZ}	Output disable time	4	2.0	3.1	5.1	5.7	ns
t _{PLZ}	nEBA to nAx, nEAB to nBx	5	2.0	3.2	4.3	4.5	

NOTE:


1. All typical values are at V_{CC} = 3.3V and T_{amb} = 25°C.


AC SETUP REQUIREMENTS

GND = 0V; $t_R = t_F = 2.5ns$; $C_L = 50pF$; $R_L = 500\Omega$; $T_{amb} = -40^{\circ}C$ to $+85^{\circ}C$.


SYMBOL	PARAMETER	WAVEFORM	ORM V _{CC} = 3.3V ±0.3V		$V_{CC} = 2.7V$	UNIT
			MIN	TYP	MIN	
t _s (H) t _s (L)	Setup time nAx to nLEAB, nBx to nLEBA	3	0.8 1.0	0.4 0.1	0.5 1.5	ns
t _h (H) t _h (L)	Hold time nAx to nLEAB, nBx to nLEBA	3	1.0 1.2	0.2 0.4	0.5 1.3	ns
t _s (H) t _s (L)	Setup time nAx to nEAB, nBx to nEBA	3	0.7 1.3	0.1 0.1	0.4 1.5	ns
t _h (H) t _h (L)	Hold time nAx to nEAB, nBx to nEBA	3	1.2 1.3	0.2 0.4	0.8 1.4	ns
t _W (L)	Latch enable pulse width, Low	3	1.8	1.0	1.8	ns

AC WAVEFORMS





Waveform 1. Propagation Delay For Inverting Output




Waveform 2. Propagation Delay For Non-Inverting Output

2 7V


3.3V 16-bit registered transceiver (3-State)

2.7V

74LVT16543A



Waveform 3. Data Setup and Hold Times and Latch Enable Pulse Width




Waveform 4. 3-State Output Enable Time to High Level and Output Disable Time from High Level


TEST CIRCUIT AND WAVEFORMS

6V

open



Waveform 5. 3-State Output Enable Time to Low Level and Output Disable Time from Low Level



DEFINITIONS	5
-------------	---


t_{PLZ}/t_{PZL} t_{PLH}/t_{PHL}

- R_L = Load resistor; see AC CHARACTERISTICS for value.
- C_L = Load capacitance includes jig and probe capacitance; see AC CHARACTERISTICS for value.
- R_T = Termination resistance should be equal to Z_{OUT} of pulse generators.

PAWILYAmplitudeRep. Rate t_W t_R t_F 74LVT162.7V ≤ 10 MHz500ns ≤ 2.5 ns ≤ 2.5 ns	FAMILY	INPUT PULSE REQUIREMENTS							
74LVT16 2.7V ≤10MHz 500ns ≤2.5ns ≤2.5ns	FAMILI	Amplitude	Rep. Rate	t _W	t _R	t _F			
	74LVT16	2.7V	≤10MHz	500ns	≤2.5ns	≤2.5ns			


SW00003

74LVT16543A



OUTLINE VERSION	REFERENCES				EUROPEAN	ISSUE DATE
	IEC	JEDEC	EIAJ		PROJECTION	ISSUE DATE
SOT371-1		MO-118AB				-93-11-02 95-02-04

74LVT16543A



Product specification

74LVT16543A

3.3V LVT 16-bit registered transceiver (3-State)

1998 Feb 19

NOTES

11

74LVT16543A

Data sheet status

Data sheet status	Product status	Definition [1]	
Objective specification	Development	This data sheet contains the design target or goal specifications for product development. Specification may change in any manner without notice.	
Preliminary specification	Qualification	This data sheet contains preliminary data, and supplementary data will be published at a later da Philips Semiconductors reserves the right to make chages at any time without notice in order to improve design and supply the best possible product.	
Product specification	Production	This data sheet contains final specifications. Philips Semiconductors reserves the right to make changes at any time without notice in order to improve design and supply the best possible prod	

[1] Please consult the most recently issued datasheet before initiating or completing a design.

Definitions

Short-form specification — The data in a short-form specification is extracted from a full data sheet with the same type number and title. For detailed information see the relevant data sheet or data handbook.

Limiting values definition — Limiting values given are in accordance with the Absolute Maximum Rating System (IEC 134). Stress above one or more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation of the device at these or at any other conditions above those given in the Characteristics sections of the specification is not implied. Exposure to limiting values for extended periods may affect device reliability.

Application information — Applications that are described herein for any of these products are for illustrative purposes only. Philips Semiconductors make no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Disclaimers

Life support — These products are not designed for use in life support appliances, devices or systems where malfunction of these products can reasonably be expected to result in personal injury. Philips Semiconductors customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Philips Semiconductors for any damages resulting from such application.

Right to make changes — Philips Semiconductors reserves the right to make changes, without notice, in the products, including circuits, standard cells, and/or software, described or contained herein in order to improve design and/or performance. Philips Semiconductors assumes no responsibility or liability for the use of any of these products, conveys no license or title under any patent, copyright, or mask work right to these products, and makes no representations or warranties that these products are free from patent, copyright, or mask work right infringement, unless otherwise specified.

Philips Semiconductors 811 East Arques Avenue P.O. Box 3409 Sunnyvale, California 94088–3409 Telephone 800-234-7381 © Copyright Philips Electronics North America Corporation 1998 All rights reserved. Printed in U.S.A.

print code

Document order number:

Date of release: 05-96 9397-750-03558

Let's make things better.



PHILIPS