Power MOSFET 40 V, 10 m Ω , 53 A, Dual N–Channel, Dual SO–8FL

Features

- Small Footprint (5x6 mm) for Compact Designs
- Low R_{DS(on)} to Minimize Conduction Losses
- Low Capacitance to Minimize Driver Losses
- NVMFD5853NWF Wettable Flanks Product
- AEC-Q101 Qualified and PPAP Capable
- This is a Pb-Free and Halogen-Free Device

MAXIMUM RATINGS (T_J = 25°C unless otherwise noted)

	/					
Parameter			Symbol	Value	Unit	
Drain-to-Source Voltage			V _{DSS}	40	V	
Gate-to-Source Voltage			V _{GS}	±20	V	
Continuous Drain Cur-		$T_{C} = 25^{\circ}C$	۱ _D	53	А	
rent R _{θJC} (Notes 1, 2, 3)	Steady State	T _C = 100°C		37		
Power Dissipation $R_{\theta JC}$ (Notes 1, 2)		$T_{C} = 25^{\circ}C$	PD	58	W	
		$T_{C} = 100^{\circ}C$		29		
Continuous Drain Cur- rent $R_{\theta JA}$ (Notes 1, 2 & 3) Power Dissipation	Steady State	T _A = 25°C	۱ _D	12	А	
		T _A = 100°C		8.7		
		T _A = 25°C	PD	3.1	W	
$R_{\theta JA}$ (Notes 1 & 2)		T _A = 100°C		1.6		
Pulsed Drain Current	T _A = 25	°C, t _p = 10 μs	I _{DM}	165	А	
Operating Junction and Storage Temperature			T _J , T _{stg}	-55 to 175	°C	
Source Current (Body Diode)			۱ _S	53	А	
Single Pulse Drain-to-Source Avalanche Energy (T _J = 25°C, $I_{L(pk)}$ = 28.3 A, L = 0.1 mH)			E _{AS}	40	mJ	
Lead Temperature for Soldering Purposes (1/8" from case for 10 s)			ΤL	260	°C	

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.

THERMAL RESISTANCE MAXIMUM RATINGS (Note 1)

Parameter	Symbol	Value	Unit
Junction-to-Case - Steady State (Note 2)	$R_{\theta JC}$	2.6	°C/W
Junction-to-Ambient - Steady State (Note 2)	$R_{\theta JA}$	48	

1. The entire application environment impacts the thermal resistance values shown, they are not constants and are only valid for the particular conditions noted.

2. Surface-mounted on FR4 board using a 650 mm², 2 oz. Cu pad.


3. Continuous DC current rating. Maximum current for pulses as long as 1 second are higher but are dependent on pulse duration and duty cycle.



ON Semiconductor®

http://onsemi.com

V _{(BR)DSS}	R _{DS(on)} MAX	I _D MAX
40 V	10 mΩ @ 10 V	53 A



ORDERING INFORMATION

Device	Package	Shipping [†]		
NVMFD5853NT1G	DFN8 (Pb-Free)	1500 / Tape & Reel		
NVMFD5853NWFT1G	DFN8 (Pb-Free)	1500 / Tape & Reel		

+For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specification Brochure, BRD8011/D.


© Semiconductor Components Industries, LLC, 2013 September, 2013 – Rev. 0

Parameter	Symbol	Test Condition		Min	Тур	Max	Unit
OFF CHARACTERISTICS							
Drain-to-Source Breakdown Voltage	V _{(BR)DSS}	V_{GS} = 0 V, I _D = 250 μ A		40			V
Drain–to–Source Breakdown Voltage Temperature Coefficient	$V_{(BR)DSS}/T_J$				41.5		mV/°C
Zero Gate Voltage Drain Current	I _{DSS}	V _{GS} = 0 V, V _{DS} = 40 V	$T_J = 25^{\circ}C$			1.0	μΑ
			T _J = 125°C			100	
Gate-to-Source Leakage Current	I _{GSS}	V _{DS} = 0 V, V _{GS} = ±20 V				±100	nA
ON CHARACTERISTICS (Note 4)							
Gate Threshold Voltage	V _{GS(TH)}	$V_{GS} = V_{DS}, I_D =$	= 250 μA	2.0		4.0	V
Threshold Temperature Coefficient	V _{GS(TH)} /T _J				-7.2		mV/°C
Drain-to-Source On Resistance	R _{DS(on)}	V _{GS} = 10 V, I _D = 15 A			8.4	10	mΩ
Forward Transconductance	9 FS	V _{DS} = 5 V, I _D = 15 A			44		S
CHARGES AND CAPACITANCES							
Input Capacitance	C _{iss}	V _{GS} = 0 V, f = 1.0 MHz, V _{DS} = 25 V			1225		pF
Output Capacitance	C _{oss}				150		
Reverse Transfer Capacitance	C _{rss}				100		
Total Gate Charge	Q _{G(TOT)}	V _{GS} = 10 V, V _{DS} = 32 V, I _D = 15 A			24		nC
Threshold Gate Charge	Q _{G(TH)}				1.5		
Gate-to-Source Charge	Q _{GS}				5.2		
Gate-to-Drain Charge	Q _{GD}				6.6		
Plateau Voltage	V _{GP}				4.1		V
SWITCHING CHARACTERISTICS (No	ote 5)						
Turn-On Delay Time	t _{d(on)}				9		ns
Rise Time	t _r	V_{GS} = 10 V, V_{DS} = 20 V, I_{D} = 15 A, R_{G} = 2.5 Ω			20		
Turn-Off Delay Time	t _{d(off)}				21		
Fall Time	t _f				3		
DRAIN-SOURCE DIODE CHARACTE	RISTICS						
Forward Diode Voltage	ode Voltage V_{SD} $V_{GS} = 0$ $I_S = 15$	$V_{GS} = 0 V_{0}$	$T_J = 25^{\circ}C$		0.82	1.1	V
		I _S = 15 A	$T_J = 125^{\circ}C$		0.72		
Reverse Recovery Time	t _{RR}	V_{GS} = 0 V, d _{IS} /d _t = 100 A/µs, I _S = 15 A			16		ns
Charge Time	t _a				10		
Discharge Time	t _b				6		
Reverse Recovery Charge	Q _{RR}				9	1	nC


ELECTRICAL CHARACTERISTICS (T₁ = 25°C unless otherwise specified)

 $\begin{array}{ll} \mbox{4. Pulse Test: pulse width = 300 μs, duty cycle $\le 2\%$.} \\ \mbox{5. Switching characteristics are independent of operating junction temperatures.} \end{array}$


TYPICAL CHARACTERISTICS



TYPICAL CHARACTERISTICS



TYPICAL CHARACTERISTICS



V_{DS}, DRAIN-TO-SOURCE VOLTAGE (V)

Figure 13. Maximum Rated Forward Biased Safe Operating Area





Figure 14. Thermal Impedance (Junction-to-Ambient)

PACKAGE DIMENSIONS

DFN8 5x6, 1.27P Dual Flag (SO8FL-Dual) CASE 506BT ISSUE D



*For additional information on our Pb–Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

ON Semiconductor and IIII are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of SCILLC's product/patent coverage may be accessed at www.onsemic.com/site/pdf/Patent-Marking.pdf. SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "typical" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death massociated with such unintended or unauthorized use, even if such claim alleges that SCILLC as negaring the design or manufacture of the part. SCILLC is an Equal Opportunity/Affi

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com N. American Technical Support: 800–282–9855 Toll Free USA/Canada ON Semiconductor Website: www.onsemi.com

For additional information, please contact your local

Sales Representative

Europe, Middle East and Africa Technical Support: Order Literature: http://www.onsemi.com/orderlit

Phone: 421 33 790 2910 Japan Customer Focus Center Phone: 81-3-5817-1050