ne<mark>x</mark>peria

Important notice

Dear Customer,

On 7 February 2017 the former NXP Standard Product business became a new company with the tradename **Nexperia**. Nexperia is an industry leading supplier of Discrete, Logic and PowerMOS semiconductors with its focus on the automotive, industrial, computing, consumer and wearable application markets

In data sheets and application notes which still contain NXP or Philips Semiconductors references, use the references to Nexperia, as shown below.

Instead of <u>http://www.nxp.com</u>, <u>http://www.philips.com/</u> or <u>http://www.semiconductors.philips.com/</u>, use <u>http://www.nexperia.com</u>

Instead of sales.addresses@www.nxp.com or sales.addresses@www.semiconductors.philips.com, use **salesaddresses@nexperia.com** (email)

Replace the copyright notice at the bottom of each page or elsewhere in the document, depending on the version, as shown below:

- © NXP N.V. (year). All rights reserved or © Koninklijke Philips Electronics N.V. (year). All rights reserved

Should be replaced with:


- © Nexperia B.V. (year). All rights reserved.

If you have any questions related to the data sheet, please contact our nearest sales office via e-mail or telephone (details via **salesaddresses@nexperia.com**). Thank you for your cooperation and understanding,

Kind regards,

Team Nexperia

INTEGRATED CIRCUITS



Product specification File under Integrated Circuits, IC06 December 1990



74HC/HCT42

FEATURES

- Mutually exclusive outputs
- 1-of-8 demultiplexing capability
- Outputs disabled for input codes above nine
- Output capability: standard
- I_{CC} category: MSI

GENERAL DESCRIPTION

The 74HC/HCT42 are high-speed Si-gate CMOS devices and are pin compatible with low power Schottky TTL (LSTTL). They are specified in compliance with JEDEC standard no. 7A. The 74HC/HCT42 decoders accept four active HIGH BCD inputs and provide 10 mutually exclusive active LOW outputs. The active LOW outputs facilitate addressing other MSI circuits with active LOW input enables.

The logic design of the "42" ensures that all outputs are HIGH when binary codes greater than nine are applied to the inputs.

The most significant input (A_3) produces an useful inhibit function when the "42" is used as a 1-of-8 decoder. The A_3 input can also be used as the data input in an 8-output demultiplexer application.

QUICK REFERENCE DATA

GND = 0 V; $T_{amb} = 25 \text{ °C}$; $t_r = t_f = 6 \text{ ns}$

SYMBOL	PARAMETER	CONDITIONS	TYP	UNIT		
STWBOL	FARAMETER	CONDITIONS	НС	нст		
t _{PHL} / t _{PLH}	propagation delay A_n to \overline{Y}_n	C _L = 15 pF; V _{CC} = 5 V	14	17	ns	
CI	input capacitance		3.5	3.5	pF	
C _{PD}	power dissipation capacitance per package	notes 1 and 2	37	37	pF	

Notes

1. C_{PD} is used to determine the dynamic power dissipation (P_D in μW):

 $P_D = C_{PD} \times V_{CC}^2 \times f_i + \sum (C_L \times V_{CC}^2 \times f_o)$ where:

 f_i = input frequency in MHz

 $f_o = output frequency in MHz$

 $\Sigma (C_L \times V_{CC}^2 \times f_o) = sum of outputs$

 C_L = output load capacitance in pF

 V_{CC} = supply voltage in V

2. For HC the condition is V_I = GND to V_{CC} For HCT the condition is V_I = GND to V_{CC} – 1.5 V

ORDERING INFORMATION


See "74HC/HCT/HCU/HCMOS Logic Package Information".

74HC/HCT42

Product specification

PIN DESCRIPTION

PIN NO.	SYMBOL	NAME AND FUNCTION	
1, 2, 3, 4, 5, 6, 7, 9, 10, 11	\overline{Y}_0 to \overline{Y}_9	multiplexer outputs	
8	GND	ground (0 V)	
15, 14, 13, 12	A ₀ to A ₃	data inputs	
16	V _{CC}	positive supply voltage	



74HC/HCT42

BCD to decimal decoder (1-of-10)

FUNCTION TABLE INPUTS OUTPUTS A₁ A₀ ₹₀ $\overline{\mathbf{Y}}_{1}$ \overline{Y}_2 $\overline{\mathsf{Y}}_3$ \overline{Y}_4 \overline{Y}_5 $\overline{\mathsf{Y}}_{6}$ \overline{Y}_7 ¥8 Ŧ٩ A₃ A_2 Н Н Н Н Н Н Н Н Н L L L L L ¥0 L L L Н Н Н Н Н Н Н Н Н Н L Υ٩ ٨n Н Н Н Н Н 15 L L Н L L Н Н Н Н L L н Н н Н н L Н Н Н н Н Н 14 Н Н L Н L L Н Н Н L Н Н Н Н L Н L Н н Н Н Н Н Н Н Н Н L L Н Н L Н Н Н Н Н Н Н Н Н L 13 L Н Н Н н Н н Н Н Н Н L Н Н 's ٩3 12 Н L L L Н Н Н Н Н Н Н Н L Н 'a Н L L Н Н Н н Н Н Н Н н Н L Н L Н Н Н Н Н Н Н L Н Н Н Н Н Н 7296731 L Н Н Н Н Н Н Н Н Н Н Н Н Н L L Н Н Н Н Н Н Н Н Н Н Н Н L Н Н Н н Н Н Н Н Н н н Н Η Н L Н Н Н Н Н Н Н Н Н Н

Н Note Н

1. H = HIGH voltage level L = LOW voltage level

Н

Н

Н

Н

Н

Н

Н

Н

Н


Н

Н

Н

Ŷ0 Ÿ1 $\overline{Y_2}$ $\overline{Y_3}$ $\overline{Y_4}$ Ÿ5 Y₆ Y7 ¥8 - 79 7**296733** Fig.5 Logic diagram.





74HC/HCT42

DC CHARACTERISTICS FOR 74HC

For the DC characteristics see "74HC/HCT/HCU/HCMOS Logic Family Specifications".

Output capability: standard I_{CC} category: MSI

AC CHARACTERISTICS FOR 74HC

GND = 0 V; $t_r = t_f = 6 \text{ ns}$; $C_L = 50 \text{ pF}$

SYMBOL	PARAMETER	T _{amb} (°C)							TEST CONDITIONS		
		74HC								WAVEFORMS	
		+25		-40 to +85		-40 to +125		UNIT	V _{CC} (V)	WAVEFORMIS	
		min.	typ.	max.	min.	max.	min.	max.			
t _{PHL} / t _{PLH}	propagation delay		47	150		190		225	ns	2.0	Fig.6
	A_n to \overline{Y}_n		17	30		38		45		4.5	
			14	26		33		38		6.0	
t _{THL} / t _{TLH}	output transition time		19	75		95		110	ns	2.0	Fig.6
			7	15		19		22		4.5	
			6	13		16		19		6.0	

DC CHARACTERISTICS FOR 74HCT

For the DC characteristics see "74HC/HCT/HCU/HCMOS Logic Family Specifications".

Output capability: standard I_{CC} category: MSI

Note to HCT types

The value of additional quiescent supply current (ΔI_{CC}) for a unit load of 1 is given in the family specifications. To determine ΔI_{CC} per input, multiply this value by the unit load coefficient shown in the table below.

INPUT	UNIT LOAD COEFFICIENT
An	1.0


AC CHARACTERISTICS FOR 74HCT

GND = 0 V; $t_r = t_f = 6 ns$; $C_L = 50 pF$

SYMBOL	PARAMETER	T _{amb} (°C)							UNIT	TEST CONDITIONS	
		74HCT									WAVEFORMS
		+25		-40 to +85		-40 to +125			V _{CC} (V)	WAVEFORMS	
		min.	typ.	max.	min.	max.	min.	max.			
t _{PHL} / t _{PLH}	propagation delay A_n to \overline{Y}_n		20	35		44		53	ns	4.5	Fig.6
t _{THL} / t _{TLH}	output transition time		7	15		19		22	ns	4.5	Fig.6

74HC/HCT42

AC WAVEFORMS



PACKAGE OUTLINES

See "74HC/HCT/HCU/HCMOS Logic Package Outlines".