

QorlQ Qonverge Platform


QorlQ Qonverge B4860QDS Application Development System

For applications using the QorlQ Qonverge B4860 baseband SoC

Overview

The QorlQ Qonverge B4860QDS development system is a complete application development environment intended for engineers developing applications for the Freescale B4860 baseband SoC processor. The B4860 processor includes highly integrated MPU and DSP processor cores containing four e6500 dual-thread Power Architecture® cores, including the AltiVec 128-bit Vector SIMD engine running at up to 1.8 GHz, six StarCore SC3900FP DSPs supporting up to 230.4 GMAC/s of fixed point and up to 115.2 GFLOP/s of floating point with each DSP core running at 1.2 GHz, powerful baseband and transport accelerators and high-speed interfaces pertinent to the device high throughputs. This device targets high-bandwidth, highly computational baseband applications such as multicarrier, multisector LTE (FDD and TDD), LTE-Advanced, WCDMA/HSPA+, TD-SCDMA, GSM and WiMAX base station applications. The B4860QDS is intended to serve as a platform for software and hardware development in an environment using the B4860 processor.











Onboard resources and the associated tools enable developers to perform a variety of tasks, including:

- · Download and run code
- Set breakpoints
- · Display memory and registers
- Connect proprietary hardware via an expansion connector
- B4860QDS supports two working modes:
 - Stand-alone mode: The B4860QDS can run in a stand-alone mode like other application development systems, with direct connections to debuggers, power supply and other external connections such SFP+ optical transceivers and Ethernet transceivers.
 - AdvancedMC[™] mode: The B4860QDS is inserted into a standard MicroTCA[®] chassis that allows connecting to other B4860QDS or other AMC cards residing in the same chassis, enabling software developers to extend their system beyond a single device system via the high-speed Serial RapidIO[®] at 5G, CPRI at 9.8G, SGMII, 10 GB Ethernet or PCI Express[®] at 5G ports.The AMC edge connector on the B4860QDS carries these high-speed interface signals.

Features

- Size: Dual-AMC form factor
- Two DDR memory controllers supporting:
 - 4 GB dual rank 72-bit memory,
 1.866 GHz with ECC
 - 2 GB single rank 72-bit memory,1.866 GHz with ECC
- Multiple configuration over 16 SerDes lanes, supporting:
 - Six SGMII ports at 2.5G/1.0G
 - Two XFI port 10.3125 Gb/s, exposed over SFP transceivers or over AMC edge connector
 - Two 10 GB XAUI ports with four lanes at 3.125 Gbaud, exposed over SFP transceivers or over AMC edge connector

- Two 1x/2x/4x serial RapidIO I/F operate at 1.25, 2.5, 3.125 or 5 Gbaud comply with specification 2.1, exposed over AMC edge connector
- Eight lanes of CPRI with available data rates: 1.2288, 2.4576, 3.072, 4.9152, 6.144, 9.8304 Gbaud comply with CPRI specification v4.2, exposed over SFP transceivers or over AMC edge connector
- PCI Express port complies with the PCI Express base specification, revision 2.0 with x4, x2, and x1 link support running at 2.5 Gbaud or 5.0 Gbaud, exposed over AMC edge connector
- Multiplexing Two SerDes instances, each with eight lanes:
 - SerDes 1 multiplexing using two Vitesse cross-point 16 x 16 switch VSC3316
 - SerDes 2 multiplexing using two Vitesse cross-point 8 x 8 switch VSC3308
- SFP+ optical transceivers: Two optical transceivers, expandable to four transceivers
- USB interface: USB specification rev. 2.0, up to 480 Mb/s with USB3315 ULPI PHY
- External Ethernet interfaces: Dual SGMII PHY Vitesse VSC8662 to 2xRJ-45 copper connectors
- IFC controller supporting:
 - o NAND flash: 512 MB, 8-bit
 - Parallel NOR flash or PromJet: 128 MB, 16-bit
- B4860 configuration may be loaded from nine-bit coded reset configuration, the RCW source is set by the appropriate DIP switches:
 - 16-bit NOR flash/PROMJet
 - o QIXIS 8-bit NOR flash emulator
 - 8-bit NAND flash
 - o 24-bit SPI flash
 - ∘ I2C EEPROM
- eSPI: Synchronous peripheral serial bus, running up to 80 Mb/s supported by SPI EEPROM

- UART: Available over USB-to-UART translator FTDI FT232R or over RS232 flat cable
- GPIO, IRQ and timer signals are available on test point field
- Available debug interfaces:
 - Onboard eCWTAP controller with ETH and USB I/F (direct connection to host platform, no need for external TAP)
 - JTAG/COP 16-pin header for external TAP controller
 - Aurora debug connector
 - External JTAG source over AMC

Development Tools Support

Freescale supplies a complete set of CodeWarrior tools for the B4860. These tools provide easier and more robust ways for designers to develop optimized systems, giving them everything they need to exploit the advanced capabilities of the B4860 architecture. In addition to the B4860QDS board, the CodeWarrior Eclipse-based integrated development environment includes:

- C and C++ compilers for Power Architecture and StarCore solutions
- Librarian
- · Multicore debugger
- Royalty-free DSP RTOS
- Functional and performance-accurate software simulators
- · Advanced profiler
- Linux SDK
- Device drivers for embedded accelerators and peripherals
- High-speed run control

Orderable Part Numbers

B4860QDS: with B4860 security accelerators

B4860QDS-NE: without B4860 security accelerators



Freescale, the Freescale logo, CodeWarrior and StarCore are trademarks or registered trademarks of Freescale Semiconductor, Inc., Reg. U.S. Pat. & Tm. Off. QorlQ Qonverge is a trademark of Freescale Semiconductor, Inc. The Power Architecture and Power.org word marks and the Power and Power.org logos and related marks are trademarks and service marks licensed by Power.org. All other product or service names are the property of their respective owners. ©2012–2014 Freescale Semiconductor, Inc.



Document Number: B4860QDSFS REV 2